Low Power Asynchronous UP Counter using CNTFET
نویسندگان
چکیده
منابع مشابه
Low Power Asynchronous UP Counter using CNTFET
In many applications counter is used to divide input clock to produce output, the frequency of the output is the divide by N times of the input clock frequency. Due to these reasons ripple counters can be used as frequency dividers to reduce a high clock frequency down to a more usable value for use in digital clocks and timing applications. In many applications such as ultra low power digital ...
متن کاملDesign of Low Power Baugh Wooley Multiplier Using CNTFET
Multipliers are one of the most important components in microprocessors and DSP processors [9]. Baugh Wooley is one among them and it is an array multiplier. Array multipliers have a more regular layout and it presents high speed performance. The paper deals with the design of a Baugh Wooley multiplier using Carbon Nanotube Field Effect Transistor (CNTFET). A Verilog-A formulation of the Stanfo...
متن کاملLow Power Asynchronous Viterbi Decoder Using Hybrid Register Exchange Method
Viterbi decoders are widely used in digital communication which dissipates huge quantity of power. High speed and low power of system can be achieved by applying asynchronous technique to the digital system. In this work we have designed VD with 4-state, 1/2-code rate synchronous and asynchronous Viterbi decoder. Dynamic power can be lower by reducing switching activity and this is occurring du...
متن کاملDesign of Low Power Viterbi Decoder Using Asynchronous Techniques
In today’s digital communication systems, Convolutional codes are broadly used in channel coding techniques. The Viterbi decoder due to its high performance is commonly used for decoding the convolution codes. Fast developments in the communication field have created a rising demand for high speed and low power Viterbi decoders with long battery life, low power dissipation and low weight. Despi...
متن کاملLow Power Digital Design Using Asynchronous Fine Grain Logic
In this paper, a fine-grained power gating technique for an asynchronous-logic pipeline stage is proposed using locally controlled gating transistors. Pipeline stage in the AFPL circuit is consisting of positive feedback adiabatic logic (PFAL) gates that implement the logic function of the stage, and a handshake controller, that handles handshaking with the neighboring stages and gives power to...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer Applications
سال: 2012
ISSN: 0975-8887
DOI: 10.5120/8015-1229